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(57) ABSTRACT 
A CMOS imager with increased linear dynamic range but 
without degradation in noise, responsivity, linearity, fixed- 
pattern noise, or photometric calibration comprises a linear 
calibrated dual gain pixel in which the gain is reduced after a 
pre-defined threshold level by switching in an additional 
capacitance. The pixel may include a novel on-pixel latch 
circuit that is used to switch in the additional capacitance. 
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LINEAR DYNAMIC RANGE ENHANCEMENT 
IN A CMOS IMAGER 
CROSS REFERENCE TO RELATED 
APPLICATION 
This application claims the benefit of U.S. provisional 
patent application Ser. No. 601680,434, filed May. 12, 2005 
for a “Linear Dynamic Range Enhancement in a CMOS 
Imager” by Bedabrata Pain, the disclosure of which is incor- 
porated herein by reference for all purposes permitted by law 
and regulation. 
STATEMENT REGARDING FEDERALLY 
SPONSORED RESEARCH OR DEVELOPMENT 
Subject matter disclosed in this specification was sup- 
ported at least in part through the performance of work under 
a NASA grant, and is subject to the provisions of Public Law 
96-517 (35 U.S.C. 9 202) in which the Contractor has chosen 
to retain title. 
FIELD 
The present disclosure relates to image sensors, in particu- 
lar, it relates to an imager circuit, a pixel, and processes and 
methods to achieve a high dynamic range. 
BACKGROUND 
Dynamic range (DR) is definedas the ratio ofthe saturation 
photon flux (@,,,) to the minimum detectable photon flux 
(amz,, in which the signal to noise ratio (SNR)=l). Therefore, 
the dynamic range of an image sensor is given by: 
in whichV,,, is the maximum signal strength of the pixel in 
volts, V,,,,, is the signal strength of the noise in volts, q is the 
quantum efficiency at a given photon flux, g, is the effective 
converion gain, T,,, is the integration time, A, is the signal 
chain gain, VdOwn2=noise power of the signal chain, and 
vpvpm2=noise power of the pixel circuits. 
It can be seen from equation (1) that there are several 
different ways of improving the dynamic range of an image 
sensor. However, each method has its limitations. 
A common technique of increasing dynamic range 
involves changing T,,, based on illumination level. However, 
this method causes severe motion-related imaging artifacts. 
Increasing the gain of the signal change A,can be used to 
increase dynamic range only if the imager system is limited 
by the resolution of the analog to digital converter (ADC). It 
does not provide any intrinsic dynamic range increase 
because it does not increase the number of photons captured, 
nor reduce the noise levels. 
Increasing V, or increasing the reset voltage of a photo- 
diode in order to increase the dynamic range of a photodiode 
in a pixel is another means for improving the dynamic range 
of an image sensor. A technique of this sort is taught by 
international application PCTKJS20051026772, published as 
WO 200610151 13 Al ,  for which the present inventor is an 
applicant and inventor and the disclosure of which is incor- 
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2 
porated by reference into this specification for all purposes 
permitted by law and regulation. However desirable a larger 
V,,, or reset voltage may be, state-of-the-art CMOS fabri- 
cation processes do not allow V,,, to be increased due to a 
steady reduction in the maximum usable power supply volt- 
age. Accordingly, this technique has limitations on when it 
may be used. 
Another method of increasing the dynamic range is to 
reduce the conversion gain. However, in such cases, low- 
light-level sensitivity is compromised. The output voltage 
swing of the image sensor is usually fixed and relatively small 
due to the power supply scaling. Obtaining a high dynamic 
range therefore generally requires a small conversion gain so 
that the input pixel electron accumulation capacity is 
increased. On the other hand, a small conversion gain 
increases the reset noise, with reset noise Ne (in electrons) 
being given by: 
where g, is the effective conversion gain, and @A=kT/q) is 
the thermal voltage. Thus, an image sensor (imager) designed 
with a small conversion gain provides a large signal handling 
capacity but poor noise, while that with a large conversion 
gain provides better low-light imaging capability but with a 
reduced dynamic range. 
For a fixed V, the best and the most difficult way of 
improving the dynamic range without introducing imaging 
artifacts or increasing the imager noise floor is to change the 
conversion gain (g,) based on the illumination level. More- 
over, the variation in conversion gain must not affect the 
linearity or calibration capability of the image sensor. 
Variation of the conversion gain based on illumination 
level can solve the problem, but introduces a large number of 
other problems such as loss of photometric calibration (be- 
cause of uncertainties of the transition point), fixed patter 
noise, and non-linearity. Thus, in spite of being the most 
attractive approach to dynamic range enhancement, variation 
of the conversion gain has not been practically realized for 
linear image sensors. 
SUMMARY 
A solution to the problem of linear dynamic range 
enhancement is provided in the form of circuits and methods 
that permit dual gain imaging. The novel circuit according to 
the invention allows an accurate determination of the transi- 
tion point (from high gain to low gain), and provides a linear 
high dynamic range output without any loss of linearity, cali- 
bration or introducing any noise. 
In an aspect of the circuits and methods disclosed herein, a 
linear calibrated dual gain pixel for an imager is provided 
having a first gain during an integration period when a voltage 
corresponding to an accumulation is above a predetermined 
level, and a second and lower gain during the integration 
period when the voltage corresponding to the accumulation 
decreases below the predetermined level. 
In a further aspect of the circuits and methods disclosed 
herein, an imager circuit having increased dynamic range is 
provided that comprises a plurality of pixels, each pixel com- 
prising a photodiode associated with a floating diffusion; at 
least one capacitor; and a device for selectively coupling the 
US 7,468,501 B2 
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at least one capacitor to the floating diffusion so as to increase fraction of analog electronic circuits, as well as virtually all 
capacitance available to the pixel and thereby decrease the digital electronics. The CMOS process uses n-channel and 
gain of the pixel. p-channel field-effect transistors, as well as, typically, diodes, 
In yet a further aspect ofthe circuits andmethods disclosed resistors and capacitors. A CMOS imager contains a light- 
herein, a linear calibrated dual gain pixel is provided com- 5 sensitive area or photo-sensing element where an optical 
prising a photodiode associated with a floating diffusion image is focused. The image is converted into an electrical 
operatively coupled to a circuit, the pixel having a first gain, signal at the light-sensitive area. The CMOS imager also 
means for providing the pixel with a second gain lower than typically includes surrounding support electronics that read- 
the first gain by adding an additional capacitance to the float- out the electrical signal, producing an analog or digital video 
ing diffusion after a pre-defined threshold level of accumula- i o  output signal. 
tion in the pixel, and means for correcting for offset errors. The light sensitive area is divided into a two-dimensional 
In another aspect of the circuits and methods disclosed array of picture elements, or pixels. Each pixel in the array 
herein, a multi-step process for achieving high dynamic range converts the light that falls on that pixel over an integration 
in a pixel comprising a photodiode associated with a floating time period into a single signal voltage that can be read out by 
diffusion during an integration period is provided, the process 15 the support electronics. 
comprising a first stage which starts after the pixel has been Of course, those skilled in the art recognize that an imager 
reset and during which the pixel is being exposed to light and may well have millions of pixels 1 in a given imager arranged 
is accumulating; a second stage which occurs after an accu- in a two dimensional array of pixels and that only a single 
mulation level of the pixel reaches a preset value during the pixel 1 is representedby FIG. 1. The pixels 1 become sensitive 
integration period in which additional capacitance is coupled 20 to light impinging them during an integration time period 
to the floating diffusion in order to decrease the gain of the when electrons are bled off a capacitor or capacitative ele- 
pixel while the pixel continues to accumulate. ment inherently associated with a photosensitive diode 10. 
In still a further aspect of the circuits and methods dis- The pixel 1 shown in FIG. 1 comprises a conventional 
closed herein, a method of increasing dynamic range of a photodiode 10 and transistors 2 ,4 ,  and 6. The reset transistor 
pixel disposed in an array of pixels is provided, the method 25 2 controls the resetting of the photodiode 10. The source to 
comprising arranging a photodiode associatedwith a floating follower transistor 4 has the gate electrode connected to the 
diffusion in the pixel with at least three transistors in the pixel photodiode 10 and controls sensing by the photodiode 10. 
for controlling resetting of the photodiode, sensing by the The select transistor 6 is connectedin series with the source to 
photodiode, and readout of a voltage stored on the photodiode follower transistor 4 and controls reading out of the voltage 
after sensing, respectively; providing a capacitor coupled by 30 storedon the photodiode 10. The level ofthevoltage stored on 
a fourth transistorto the floating diffusion; selectively turning the photodiode 10 is linearly related to the accumulation of 
on the fourth transistor in order to increase the capacitance the photodiode 10. The level of the voltage stored on the 
available to the floating diffusion when the accumulation has photodiode 10 will be less the longer the photodiode 10 is 
reached a preset value. exposed to light, assuming no change in gain, because the 
35 accumulation causes electrons to be integrated on a capacitor 
(C,) inherently associated with the photosensitive diode 10 
and reducing the original reset voltage V,. 
Although the embodiment of FIG. 1 shows a so-called 3T 
more fully from the following detailed description taken in (three transistor) pixel, the method is equally applicable for a 
conjunction with the drawings in which: 40 pinned photodiode pixel as well. The capacitance C, of the 
FIG. 1 shows a schematic of a high-dynamic range pixel photodiode 10 is comparable to the sense node or the floating 
circuit; diffusion of a pinned photodiode pixel, such as that disclosed 
FIG. 2 shows a timing diagram for the high-dynamic range in the U.S. patent publication 200510051701 for a “Image 
pixel circuit of FIG. 1; Sensor Having Pinned Floating Diffusion Diode,” the disclo- 
FIG. 3 shows graph of the voltage with respect to time of 45 sure of which is incorporated by reference for all purposes 
the high-dynamic range pixel circuit of FIG. 1; and permitted by law and regulation. The term “floating diffusion 
FIG. 4 shows a graph of the modelled dynamic range associated with a photodiode” as used in this specification 
enhancement of the high-dynamic range pixel circuit of FIG. and its claims therefore will be understood to refer to both the 
1. capacitance inherently associated with photodiodes such as 
FIG. 5 shows a schematic of a preferred embodiment of a 50 the photodiode 10 shown in FIG. 1 and the sense node or a 
latch circuit for use in the high-dynamic range pixel circuit. floating diffusion of pinned photodiode pixels, depending on 
BRIEF DESCRIPTION OF DRAWINGS 
The present invention will be understood and appreciated 
which type of pixel is employed. 
The pixel 1 also comprises a transfer transistor 12 and a 
latch 14. The transistor 12 behaves more like a charge sharing 
DETAILED DESCRIPTION OF PREFERRED 
EMBODIMENTS 
The circuits and methods disclosed herein will now be 
described more fully hereinafter with reference to the accom- 
panying drawings, in which preferred embodiments of the 
circuits and methods disclosed herein are shown. The circuits 
and methods disclosed herein may be embodied in many 
different forms and should not be construed as being limited 
to the embodiments set forth herein. 
FIG. 1 shows the schematic of a currently preferred 
embodiment of a pixel 1 of a CMOS imager. 
CMOS imagers are electronic camera or imaging chips 
implemented in CMOS (complementary metalioxideisilicon) 
technology, the technology presently used to make a large 
I I 
55 gate, as will be discussed further below. 
The photodiode 10 has a small inherent capacitance C,. By 
itself, the photodiode 10 will provide high initial gain. In the 
high gain mode, the signal voltage TSR is held low through 
the latch 14. As will be discussed below, the latch 14 provides 
Light preferably is coupled to the photodiode 10 through a 
micro-lens or via back-illumination in order to provide high 
effective fill-factor. A disclosure of back illumination in 
CMOS or CCD images is provided in the present inventor’s 
65 pending U.S. non-provisional application Ser. No. 111226, 
902 for “Method for Implementation of Back-Illuminated 
CMOS or CCD Imagers,” published as US 200610068586, 
60 individual gain adaptation on a pixel-by-pixel basis. 
US 7,468,501 B2 
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the disclosure of which is incorporated by reference into this output of the imager is Vout=Vout(l)-Vout(2) and corresponds 
specification for all purposes permitted by law and regulation. to the offset corrected output from the pixel. 
This will permit the pixel 1 to operate simultaneously with It is also possible to omit the sampling capacitor 28 anduse 
high gain and high quantum efficiency (a measure of the the value sampled when SHRl is pulsed (sampling capacitor 
sensitivity of the pixel 1). Maintaining high quantum effi- 5 26) as the reference for both determining Vout(l) and the 
ciency is important because a loss of quantum efficiency will gain-switching offset measurement. The actual operation is 
work against the means for dynamic range enhancement dis- schematically explained below. 
closed in this specification. FIG. 3 shows the voltage excursions of the photodiode 10. 
Once the pixel level exceeds a preset threshold, meaning in The exposure of the diode 1 begins at time t+,, This is the 
this case that the electron charge level stored in the internal 10 start ofthe integration time, The pixel 1 is accessed at t+, by 
capacitance CD ofthe Photodiode 10 reduces the output volt- momentarily pulsing SEL, but is not sampled. At this point, 
age ofthe Photodiode 10 below a Preselected level V~,j-(see the comparator 40 is strobed to compare the pixel output 
FIG. 31, the signal voltage TSR is turned on as explained against a reference voltage VRey If the pixel output is below 
below and activates the gate 12 through the latch 14. This will the reference voltage, then the signal voltage TSR is turned 
add additional capacitance C, from a capacitor 16 in parallel 15 on, the latch output is set high, and the pixel 1 is set to a 
to thecapacitance C,ofthe thephotodiode 10, therebyreduc- low-gain mode, as shown in FIG, 3, 
ing the electron to voltage conversion gain of the photodiode since most ofthe tirne in an imager is spent in getting the 
10 and increasing the electron handling capacity of the pixel data out, while row sampling can be carried out in a short tirne 
1. (-few psec), the pixel 1 can be accessed and compared to a 
light levels, and low-gain with high-charge-handling-capac- is then readout at t+,, In this case, the pixel 
ity at high light levels, thereby providing a high dynamic 
range with low noise and high linearity. 
(3 )  
the bottom of the column 20, using four sampling capacitors 25 
22, 24, 26, and 28 for offset error elimination as described where Vz is the Pixel Output, VRH is the reset level with TSR 
below instead of the conventional two sampling capacitors. high, VA(X) is the OffsetintroducedbY switching fromhighto 
The transition point from high gain to low gain is determined low gain, is the illumination flux, g(x) is the pixel gain for 
by the output of the column comparator 40. x=high or low setting, and t,-to is the exposure time. If the 
FIG. 2 shows the timing diagram of the operation of the 30 Pixel output falls below the reference level VR.? X=lOW, 0th- 
pixel 1, At the end of the integration, the pixel value is erwise x=high. Under these conditions, the gain and offsets 
sampled at the bottom of the column 20 by pulsing SHSl are given (with reference to 
(sampling capacitor 22) momentarily high. The circuitry for 
pulsing or turning on the various capacitors and transistors is 
in the art. Depending upon the illumination flux level, the 
output of latch 14 (CONTROL) may or may not be high when 
this first sample is taken. (The latch output happens not to be 
high at this point in the timing diagram shown in FIG. 2.) 
Following the sampling of the pixel value at the end of the 40 
exposure or integration time, various references are sampled. 
First, the high gain reset level is sampled by pulsing the latch 
output, RST, and SHRl (sampling capacitor 26) high. The where V is the quantum efficiency, CD is the small diode 
latch output is returned to lowbefore RST and SHRl in order capacitance, CL is the large linear capacitance that is added 
to ensure that the sampled value corresponds to the high gain 45 when the comparator 40 triggers, Act-, is the amount of 
reset (or for reset C, only). The difference between the levels switch-feedthrOWh charge (shownin FIG. 3 as the small step 
sampled at the capacitors 22 and 26 is Vout(l). down of the diode voltage at to), V, is the reset voltage for 
Assuming that the pixel 1 was not switched into the low C~-onlY reset, and VRL is the reset voltage corresponding to 
gainmode during the integration period, the final output ofthe CL and CD reset. VA is zero if the gain switching does not 
generate the image output. occur and therefore V, is not zero. 
If the pixel 1 was switched into the low gain mode during Any measurement system involving gain switching suffers 
the integration period, the latch 14 output will have been set from transition point uncertainty error and offset error. The 
high. The latch output value during integration will be stored former will introduce significant calibration error, and the 
on or off chip for determining wheter the pixel 1 was switched 55 latter will introduce fixed pattern noise in an imager. 
into the low gain mode. An offset correction will be applied In a typical measurement system where the gain is 
assuming that the pixel 1 was switched into the low gain switched from high to low at some input signal level, the 
mode. transfer function is described as: 
The offset introduced by switching from high gain to low 
gain mode-that is, when the signal voltage TSR is pulsed 60 
TSR high and sampling the resultant signal by pulsing SHS2 
(sampling capacitor 24). The final sample corresponds to the 
high gain reset again, and is sampled by pulsing SHR2 (sam- 
pling capacitor 28) at the appropriate time and setting. The 65 
difference of the levels at capacitors 24 and 28 is Vout(,). 
When the pixel is operated in the low gain mode, the final 
Thus, the pixel 1 provides high-gain with low-noise at low 20 reference voltage multiple times for best gain adaptation. 
The pixel 
output at t+, is given by: 
FIG. 1 also shows that the pixel 1 is sampled four times at V2= V.Wg(4W2-&3-  V A ( 4  
l ) :  
not shown in the drawings but will be known to those of skill 35 g(high) = z; 
g(l0w) = LL. 
(4) 
CD 
c, + C,’ 
va = kSw + CL(VRH - VRL) 
CD + CL 
pixel 1 is Vout=Vout(l). No further measurement is needed to 50 occur. FIG. 3 shows a situation in which gain switching did 
high-is measured next by pulsing only the signal voltage vout = V k n e e + G L ( V m  - vknee)  for K n  > Vkme ( 5 )  
= GH VI, for VI,  vknee 
in which Vh,, refers to the voltage following the switch in 
gain. 
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Any uncertainty inVknee directly translates into calibration 
point error, resulting in a discontinuity in the transfer func- 
tion, and loss of absolute photometric accuracy around the 
transition point. The problem will be particularly severe ifthis 
approach is used in an imager pixel. In that case, every pixel 
will have a different “knee-point’’ which will be next to 
impossible to calibrate. As a result, such an imager will suffer 
from non-linearity and fixed pattern noise errors around the 
gaintransitionpoint. One ofthemost noticeable effects ofthis 
non-linearity and discontinuity problem occurs in a color 
imager in form of color artifacts, since the color is recon- 
structed by combining outputs of multiple pixels. 
In the approach described in this specification, the “knee- 
point” uncertainty problem is completely eliminated due to 
charge sharing when the gain is switched from high to low by 
activating the latch 14 output. As a result of charge sharing 
between C, and C, once the latch output is high, the effective 
gain for the entire exposure duration is given by a single gain 
value g(low), and irrespective of the signal level where the 
gain switching occurred, thereby eliminating the need for 
accurately knowing “knee-point’’ level. Thus, as shown in 
equation (3),  the two gain values, g(high) and g(low), com- 
pletely describe the transfer characteristics of the pixel, with- 
out any needing any information of the knee-point level, 
where the gain was switched. In other words, different pixels 
will be switching from high to low gain at slightly different 
input levels due to intrinsic threshold variations, but the 
switching happens in such a manner that the output is inde- 
pendent ofthe intrinsic “knee-points.’’ Only the knowledge of 
g(high) and g(1ow) and whether the latch has been set high 
during integration are needed, but no information about Vh,, 
is required, as shown in equation (3). Therefore, the transition 
point error is completely eliminated in the approach 
described in this specification. 
It is also important to note that the error in the reference 
level (the comparison level) does not cause any calibration 
errors, although it may affect the range of gain adaptation. If 
the transition point from high gain to low gain shifts as a result 
of comparator offset, it may impair the choice of best gain 
values, but it does not affect the absolute calibration, and the 
output is still given by the equation (3),  irrespective of the 
threshold of the comparator 40, as long as it is known which 
gain setting was used in which time slot. In order to improve 
gain-adaptation efficiency, each pixel 1 could be compared 
more than two times with appropriately scaled thresholds. 
Another transition point can be found soon enough if a tran- 
sition point is missed due to comparator threshold errors. 
In general when gain is switched in a measurement system, 
it also introduces an offset error. The offset is present in the 
approach described in this specification as well. However, 
this error can be exactly calibrated out without introducing 
any non-linearity. As shown in equation (4), the offset in the 
output level between the two gain levels is given by V,, which 
depends on the switch-feedthrough, and respective reset lev- 
els of C, and C,, but not on the accumulated signal. SinceV, 
is independent ofthe accumulated signal, it can be accurately 
calibrated out without introducing any non-linearity. 
In order to estimate and eliminate V, when the gain has 
been switched or changed, an additional pair of capacitors at 
the bottom of the column 20 is used to differentially sample 
V,. In a typical imager, two capacitors are used at the bottom 
of the column to differentially sample the reset level (VRH) 
and the signal level (V,) to provide an output Vout(l)=VRr 
V,. In the approach described in this specification, as shown 
in FIG. 1, an extra pair of sampling capacitors 24 and 28 is 
8 
used to estimate V,. As shown in equation (4), V, is the 
difference in the pixel output with and without the signal 
voltage TSR ON. 
As shown in FIG. 3, the pixel output immediately after 
5 reset without the latch output being high or ON is the reset 
level in the high gain mode (VRH). If the latch is turned on 
after this, the output level changes to a different value, deter- 
mined by the reset level in the high and low gain mode (VRH 
andV,, respectively), as shown in FIG. 3. V, is the difference 
i o  between these two levels. As indicated by the timing diagram 
in FIG. 2, the sampling capacitors 24 and 28 sample the 
output levels in the high and low gain mode (latch 14 output 
OFF and ON) immediately after the pixel 1 is reset in high 
gain mode. The resultant difference between the signals 
15 sampled by the capacitors is thenV,,,(,,=V,. Thus, one pair 
of capacitors is provided for measuring the signal differen- 
tially with respect to high-gain reset, and the other pair of 
sampling capacitors for measuringv,. The final output in the 
case when the gain has beed switched or changed during 
20 integration is Vout=Vout(l)-Vout(2)=VRrV,-VA=g(x)~(t2- 
to) (from equation (3)),  that depends only on the incoming 
signal, and is independent of the offset, thereby eliminating 
pixel-to-pixel offset and allowing imager operation with 
extremely low fixed-pattern-noise. As mentioned earlier, the 
25 offset correction is carried out only if the pixel is switched 
into the low-gain state. There is no need to carry out the offset 
correction, if the gain is not switched. 
For a givenmaximum output voltage swing, the increase in 
dynamic range depends on the noise floor and the gain ratios 
30 only. Assuming a downstream noise of 100 pV, and kTC noise 
limited operation, a substantial increase in dynamic range can 
be obtained if proper values of the conversion gains are cho- 
sen. FIG. 4 shows the modeled dynamic range enhancement 
as a function of the low conversion gain with the high con- 
35 version gain as a parameter. It indicates that as much as 40 dB 
increase in dynamic range is possible using this approach, 
while at the minimum an approximately 20 dB increase is 
obtained. Finally, since the imager operates with only two 
well-defined conversion gains, it is easy to accurately mea- 
40 sure both these gains using conventional and well-trusted 
techniques, allowing excellent imager calibration at all illu- 
mination levels. 
Back-illumination allows integration of circuits alongside 
the photodetector without sacrificing optical fill-factor. This 
45 approach allows integration of the latch circuit in the pixel for 
controlling the high or the low gain state. For selecting the low 
gain state, the output of the latch 14 is high, and the gate 12 is 
turned on, and the pixel capacitance is the sum of C, and C,. 
Alternately, the output ofthe latch 14 is low and the gate 12 is 
High resolution imaging requires a reduction in the pixel 
pitch. In turn, it requires a compact latch circuit implementa- 
tion. A typical digital latch consists of a pair of cross-coupled 
inverter gates, requiring more than five FETs for implemen- 
55 tation. This circuit is too big to integrate in a high resolution 
pixel. Additional FETs will be needed to select the latch on a 
pixel-by-pixel basis, further complicating the implementa- 
tion. 
In addition, there is another problem. A standard latch 
60 requires at least two p-channel FETs. In a bulk-CMOS pro- 
cess, ap-channel FET resides inside ann-well area, the n-well 
being biased to a high voltage, e.g., V,. This is a problem in 
a back-illuminated pixel implementation, since the n-well 
biased to a high voltage will collect photoelectrons that are 
65 meant to be collected by the photodiode. As a result, the 
presence of n-well will result in vastly reduced photo-sensi- 
tivity of the pixel, which is obviously not desirable. 
50 turned off, and the pixel capacitance is only C,. 
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A solution to this problem is to use a currently preferred 
embodiment of a compact latch circuit 14 that takes advan- 
tage of the imager timing and an innovative circuit design 
shown in FIG. 5. This compact latch circuit 14 requires only 
two FETs, both of which of n-channel type. Elimination of 
p-FETs from the implementation of compact latch circuit 14 
eliminates the need for inclusion of additional n-wells in the 
pixel 1, and therefore protects against sensitivity loss. 
The compact latch circuit 14 is shown in FIG. 5. It consists 
of two n-channel FETs M1 and M2. The drain of M1 is 
connected to TSR, a logic signal that runs in the column 
direction. Its gate is connected to the row-decoded signal 
SEL. The gate of M2 is connected to another row-decoded 
signal PULL DOWN. The output CONTROL of the compact 
latch circuit 14 determines whether the FET 12 in FIG. 1 is 
ON or OFF. 
The compact latch circuit 14 operates synchronously with 
the pixel 1, in a row-by-row fashion. In other words, the 
compact latch circuit 14 can be activated or deactivated only 
during a given row phase of the imager. 
The first step in the operation is to reset the compact latch 
circuit 14 to a low state. This is done by momentarily pulsing 
the PULL DOWN signal so that the output of the compact 
latch circuit 1440NTROL-is returned low. If the com- 
parator 40 is triggered (indicating the need for switching the 
pixel conversion gain) or if the controller 50 requires the 
compact latch circuit 14 to be set to high, TSR is turned high. 
As shown in FIG. 5, TSR is connected to the output of the 
column-wise comparator 40 or the on-chip controller circuit 
50 by a switch 55. 
As mentioned above, the compact latch circuit 14 resides in 
the pixel 1. Therefore, the latch operation consists of 
actions-first to select one latch in the entire NxN array, and 
then to set it. The 2-FET compact latch circuit 14 shown in 
FIG. 5 and described above carries out both these tasks. To set 
the compact latch circuit 14, current must flow in M1 causing 
the already discharged output to go high, setting the compact 
latch circuit 14. Once set, the compact latch circuit 14 is not 
cleared until M2 is turned on again by pulsing the PULL 
DOWN signal. Thus, if PULL DOWN is not pulsed, a set 
latch 14 will not clear by itself. 
To pass current through transistor M1, both SEL and TSR 
need to be high. Since TSR is a column-based logic signal, 
and SEL is a row-based logic signal, this process selects only 
one compact latch circuit 14 and sets the output (CONTROL) 
high. For a column in which TSR is high, but SEL is low, the 
compact latch circuit 14 is not activated, and the output of the 
compact latch circuit 14 does not change. Similarly, for a row 
in which SEL is high, but the column TSR is low, the compact 
latch circuit 14 is not activated either. Only when both TSR 
and SEL are high (which happens for only one pixel l ) ,  will 
the compact latch circuit 14 be set. 
Therefore, the compact two-FET latch circuit 14 described 
operates in a synchronous fashion. It is first preset to a low 
state, and then is selectively set by appropriately pulsing TSR 
and SEL to set the output of the compact latch circuit 14 high 
or low, and thereby control the conversion gain of the pixel 1. 
While illustrative embodiments ofthe circuits and methods 
disclosed herein have been shown and described in the above 
description, numerous variations and alternative embodi- 
ments will occur to those skilled in the art and it should be 
understood that, within the scope of the appended claims, the 
invention may be practised otherwise than as specifically 
described. Such variations and alternative embodiments are 
contemplated, and can be made, without departing from the 
scope of the invention as defined in the appended claims. 
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What is claimed is: 
1. An imager circuit having increased dynamic range com- 
a plurality of pixels, each pixel comprising: 
a. a floating diffusion associated with a photodiode; 
b. at least one capacitor; and 
c. a device for selectively coupling the at least one capaci- 
tor to the floating diffusion so as to increase capacitance 
available to the pixel and thereby decrease the gain ofthe 
imager circuit further comprising a comparator to deter- 
mine when a pixel accumulation voltage reaches a preset 
value and connected to the device for causing the device 
to couple the at least one capacitor to the floating diffu- 
sion when the pixel accumulation voltage reaches the 
preset value. 
2. The imager circuit according to claim 1 further compris- 
ing control circuitry for causing the pixel accumulation volt- 
age to be checked by the comparator at least once during an 
20 integration period to determine whether the pixel accumula- 
tion voltage has reached the preset value. 
3. The imager circuit according to claim 2 in which the 
device comprises a transistor having a gate, a first electrode 
coupled to the floating diffusion, and a second electrode 
25 coupled to the at least one capacitor. 
4. The imager circuit according to claim 3 wherein a latch 
circuit applies a voltage to the gate. 
5. The imager circuit according to claim 4 in which the 
comparator causes the latch to apply the voltage to the gate so 
30 as to increase the capacitance available to the pixel and 
thereby decrease the gain of the pixel when a pixel accumu- 
lation voltage reaches a preset value during an integration 
period. 
6. The imager circuit according to claim 5 in which the 
35 latch circuit comprises first and second n-channel field effect 
transistors, the source of the first n-channel field effect tran- 
sistor being connected to the drain of the second n-channel 
field effect transistor, and a control voltage being provided 
from the connection between the n-channel field effect tran- 
40 sistors to the base of the transistor of the device. 
7. The imager circuit according to claim 6 in which the gate 
of the first n-channel field effect transistor is connected to a 
first row voltage, and the gate of the second n-channel field 
effect transistor is connected to a second row voltage, and the 
45 drain of the first n-channel field effect transistor is supplied by 
a columnvoltage, the columnvoltage being selectively turned 
high by the control circuitry or a comparator. 
8. The imager circuit according to claim 4 in which the 
latch circuit and the transistor are incorporated into the pixel. 
9. The imager circuit according to claim 1 further compris- 
ing means for correcting a transition point error introduced by 
a change in the gain of the pixel. 
10. The imager circuit according to claim 1 further com- 
prising means for determining and subtracting an offset error 
55 introduced by a change in the gain of the pixel. 
11. The imager circuit according to claim 1 further com- 
prising an output column connected to the floating diffusion 
for receiving the output voltage of the floating diffusion and a 
plurality of sampling capacitors connected to the output col- 
60 umn for sampling the floating diffusion following an integra- 
tion period. 
12. The imager circuit according to claim 1 further com- 
prising an output column connected to the floating diffusion 
for receiving the output voltage of the floating diffusion and 
65 first, second, and third sampling capacitors connected to the 
output column for sampling the floating diffusion following 
an integration period. 
prising: 
5 
i o  pixel, the 
15 
50 
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13. The imager circuit according to claim 12 in which the 
first sampling capacitor when pulsed on measures the voltage 
of the floating diffusion at the end of an integration period. 
14. The imager circuit according to claim 13 in which the 
second sampling capacitor when pulsed on measures the volt- 
age of the floating diffusion after the floating diffusion has 
been set to a reset voltage. 
15. The imager circuit according to claim 14 in which the 
third sampling capacitor when pulsed on measures the volt- 
age of the floating diffusion after the device for selectively 
coupling the at least one capacitor to the floating diffusion has 
been activated so as to increase capacitance available to the 
floating diffusion. 
16. The imager circuit according to claim 15 further com- 
prising a fourth sampling capacitor that when pulsed onmea- 
sures the voltage of the floating diffusion after the device for 
selectively coupling the at least one capacitor to the floating 
diffusion has been deactivated so that additional capacitance 
is not available to the floating diffusion. 
17. The imager circuit according to claim 14 further com- 
prising means to subtract the voltage of the floating diffusion 
at the end of an integration period and the voltage of the 
floating diffusion after the floating diffusion has been set to a 
reset voltage to obtainV,,,(,,. 
18. The imager circuit according to claim 17 wherein 
Vout(l) is the pixel accumulation voltage when gain of the 
pixel has not been lessened during the integration period. 
19. The imager circuit according to claim 16 further com- 
prising means to subtract the voltage of the floating diffusion 
after the device for selectively coupling the at least one 
capacitor to the floating diffusion has been deactivated so that 
additional capacitance is not available to the floating diffu- 
sion from the voltage of the floating diffusion after the device 
for selectively coupling the at least one capacitor to the float- 
ing diffusion has been activated so as to increase capacitance 
available to the floating diffusion, in order to obtainV,,,(,,. 
20. The imager circuit according to claim 19 further com- 
prising means to subtract the Vout(,) from Vout(l) when the 
gain of the pixel has been lessened during the integration 
period in order to obtain the pixel accumulation voltage. 
21. A method for utilizing each pixel of the apparatus of 
claim 1, the process comprising: 
a first stage which starts after said pixel has been reset and 
during which said pixel is being exposed to light and is 
accumulating; 
a second stage which occurs after an accumulation level of 
said pixel reaches a preset value during the integration 
period in which additional capacitance is coupled to the 
floating diffusion in order to decrease the gain of said 
pixel while said pixel continues to accumulate. 
22. The method according to claim 21 further comprising a 
third stage in which an accumulation level of the photodiode 
is calculated free of a transition point error and an offset error. 
23. A method for utilizing each pixel of the apparatus of 
claim 1, the method comprising: 
(a) arranging a floating diffusion associated with a photo- 
diode in said pixel with at least three transistors in said 
pixel for controlling resetting of the photodiode, sensing 
by the photodiode, and readout of a voltage stored on the 
photodiode after sensing, respectively; 
(b) providing a capacitor coupled by a fourth transistor to 
the floating diffusion; 
(c) selectively turning on the fourth transistor in order to 
increase the capacitance available to the floating diffu- 
sion when the accumulation has reached a preset value. 
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24. The method according to claim 23 further comprising 
providing an output column connected to the transistor for 
readout of a voltage stored on the floating diffusion and 
first and second sampling capacitors connected to the 
sampling the readout voltage of the floating diffusion fol- 
lowing an integration period by first pulsing on the first 
sampling capacitor in order to measure the voltage ofthe 
floating diffusion at the end of an integration period; 
sampling the readout voltage of the floating diffusion fol- 
lowing the integration period by next pulsing on the 
second sampling capacitor after the floating diffusion 
has been set to a reset voltage; and 
subtracting the first sampled readout voltage from the sec- 
ondreadout voltage in order to determine aVout(l) that is 
the pixel accumulation level V,,, when the capacitance 
available to the floating diffusion has not been increased. 
25. The method according to claim 24 further comprising 
providing a third sampling capacitor connected to the out- 
sampling the readout voltage of the floating diffusion fol- 
lowing the integration period by next pulsing on the third 
sampling capacitor after the device for selectively cou- 
pling the at least one capacitor to the floating diffusion 
has been activated so as to increase capacitance available 
to the floating diffusion; 
sampling the readout voltage of the photodiode following 
the integration period when the device for selectively 
coupling the at least one capacitor to the photodiode has 
been deactivated so that additional capacitance is not 
available to the floating diffusion; and subtracting the 
third sampled readout voltage from the fourth readout 
voltage in order to determine a Vout(,). 
26. The method according to claim 25 further comprising 
the step of calculating the pixel accumulation level V,,, 
according to the formula Vo,,=Vo,,(l)-Vo,,(2) that is the pixel 
accumulation level V,,, when the capacitance available to the 
27. A method for utilizing each pixel of an imager circuit 
having increased dynamic range, the imager circuit compris- 
ing: 
the steps of 
5 
output column; 
i o  
15 
20 the steps of 
put column; 
25 
30 
35 
40 floating diffusion has been increased. 
a plurality of pixels, each pixel comprising: 
a. a floating diffusion associated with a photodiode; 
b. at least one capacitor; and 
c. a device for selectively coupling the at least one capaci- 
tor to the floating diffusion so as to increase capacitance 
available to the pixel and thereby decrease the gain ofthe 
a first stage which staffs after said pixel has been reset and 
during which said pixel is being exposed to light and is 
accumulating; 
a second stage which occurs after an accumulation level of 
said pixel reaches a preset value during the integration 
period in which additional capacitance is coupled to the 
floating diffusion in order to decrease the gain of said 
pixel while said pixel continues to accumulate; and 
a third stage in which an accumulation level of the photo- 
diode is calculated free of a transition point error and an 
offset error. 
28. A method for utilizing each pixel of an imager circuit 
having increased dynamic range, the imager circuit compris- 
ing: 
45 
50 pixel, the method comprising: 
55 
60 
6 5  a plurality of pixels, each pixel comprising: 
a. a floating diffusion associated with a photodiode; 
b. at least one capacitor; and 
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c. a device for selectively coupling the at least one capaci- 
tor to the floating diffusion so as to increase capacitance 
available to the pixel and thereby decrease the gain of the 
pixel, the method comprising: 
(a) arranging a floating diffusion associated with a photo- 5 
diode in said pixel with at least three transistors in said 
pixel for controlling resetting of the photodiode, sensing 
by the photodiode, and readout of a voltage stored on the 
photodiode after sensing, respectively; 
(b) providing a capacitor coupled by a fourth transistor to i o  
the floating diffusion; 
(c) selectively turning on the fourth transistor in order to 
increase the capacitance available to the floating diffu- 
sion when the accumulation has reached a preset value; 
(d) providing an output column connected to the transistor 15 
for readout of a voltage stored on the floating diffusion 
and first and second sampling capacitors connected to 
the output column; 
(e) sampling the readout voltage of the floating diffusion 
following an integration period by first pulsing on the 20 
first sampling capacitor in order to measure the voltage 
of the floating diffusion at the end of an integration 
period; 
(f) sampling the readout voltage of the floating diffusion 
following the integration period by next pulsing on the 25 
second sampling capacitor after the floating diffusion 
has been set to a reset voltage; 
501 B2 
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(g) subtracting the first sampled readout voltage from the 
second readout voltage in order to determine a Vout(l) 
that is the pixel accumulation level V,,, when the capaci- 
tance available to the floating diffusion has not been 
increased; 
(h) providing a third sampling capacitor connected to the 
(i) sampling the readout voltage of the floating diffusion 
following the integration period by next pulsing on the 
third sampling capacitor after the device for selectively 
coupling the at least one capacitor to the floating diffu- 
sion has been activated so as to increase capacitance 
available to the floating diffusion; 
(i) sampling the readout voltage of the photodiode follow- 
ing the integration period when the device for selectively 
coupling the at least one capacitor to the photodiode has 
been deactivated so that additional capacitance is not 
available to the floating diffusion; and subtracting the 
third sampled readout voltage from the fourth readout 
voltage in order to determine a Vo,,(z); and 
(k) calculating the pixel accumulation level V,,, according 
to the formulaV,,,=V,,,(,)-V,,,(,) that is the pixel accu- 
mulation levelV,,, when the capacitance available to the 
floating diffusion has been increased. 
output column; 
* * * * *  
